




Carry Lookahead Adder

Input bit for number A	Input bit for number B	Carry bit input C_{IN}	Carry bit output C_{OUT}
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1




Compute 0101b + 0111b






I don't want to wait! Looks like Adder2 can have its carry figured out immediately!



Sure, Adder3, I have both inputs as 1, so I will carry 1 for you no matter what Adder 1 says. BTW, Adder 1, what is your carry?



Adder2, don't look at me, ask Adder0 instead. I'm adding 0 and 1, so I'll carry whatever Adder 0 carries.

What does that imply?

- “Sure, Adder3, I have both inputs as 1, so I will carry 1 for you no matter what Adder 1 says.”
- An adder can generate carry if both its input are 1s. This property cuts the long-chained carry dependency into pieces.
- We call it a “Generate” signal. G in short.
- $G = A \text{ and } B$

What does that imply?

- “Adder2, don’t look at me, ask Adder0 instead. I’m adding 0 and 1, so I’ll carry whatever Adder 0 carries.”
- If an adder is adding a 0 and a 1, its Cout will be exactly same as its Cin. We can directly connect its Cin signal directly to its Cout in this case, so that the adder becomes transparent (eliminated) in the dependency chain.
- We call this a “Propagate” signal. P in short.
- $P = A \text{ xor } B$

Input bit for number A	Input bit for number B	Carry bit input C_{IN}	Carry bit output C_{OUT}
0	0		0
0	0		0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

A=B=0
P = 0
G = 0

Input bit for number A	Input bit for number B	Carry bit input C_{IN}	Carry bit output C_{OUT}
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1		1
1	1		1

A=B=1
P = 0
G = 1

Input bit for number A	Input bit for number B	Carry bit input C_{IN}	Carry bit output C_{OUT}
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

A \neq B
P = 1
G = 0

P & G


PG	Meaning
00	Adder sees 0 + 0 + Cin , knows Cout = 0 for sure.
01	Adders sees 1 + 1 + Cin , knows Cout = 1 for sure.
10	Propagate Cin to Cout. G becomes don't care.
11	----- Unreachable because A & B, A xor B can't be both 1

Recursive formula for carry

- Consider bit i in a N bit adder.
- Your carry $C_i = G_i + P_i C_{i-1}$
- $C_i = G_i + P_i(G_{i-1} + P_{i-1} C_{i-2})$
- If you keep substitute C_k with C_{k-1} , you eventually reach a formula where C_i is some function of $G_{0..i}$ and $P_{0..i}$ and C_{-1} , which is equal to C_{in}
- You are “looking ahead” all the carries, finding your way through all units that are “propagating”, until you find someone that’s “generating” or you reach original C_{in}
- All adders no longer have to wait for signal propagation delay because all P & G s are computed in parallel and made available to all adders by a Lookahead logic circuit.

Example

$$C_3 = G_3 + P_3(G_2 + P_2(G_1 + P_1(G_0 + P_0 C_{in})))$$



- Assume all combinational logic (Propagate, Generate, Sum and Carry) take same amount of time dt (for simplicity, not in reality!)
- Every dt , new produced values are marked red, done adders are marked with green circle

T=0

0

1

0

1



0

0

1

1



0





0

C a r r y L o o k a h e a d U n i t



T=1





T=2




T=3



T=4



4-bit Carry Lookahead Unit at a glance



```
Text Editor - /home/zzhu35/ece120_adders - top_level - [adders/carry_1.c _ _ x]
File Edit View Project Processing Tools Window Help Search altera.com
1
2
3 module carry_lookahead_adder
4 (
5     input  logic[15:0]  A,
6     input  logic[15:0]  B,
7     output logic[15:0]  Sum,
8     output logic        CO
9 );
```

Compilation Report - /home/zzhu35/ece120_adders - top_level

File Edit Tools Window Help Search altera.com

- Removal Summary
- Minimum Pulse Width Summary
- Worst-Case Timing Paths
- Datasheet Report
- Metastability Report
- Slow 1200mV 0C Model
 - Fmax Summary
 - Setup Summary
 - Hold Summary
 - Recovery Summary
 - Removal Summary
 - Minimum Pulse Width Summary

Slow 1200mV 0C Model Fmax Summary

	Fmax	Restricted Fmax	Clock Name	Note
1	78.88 MHz	78.88 MHz	clk	

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock. Paths of different clocks, including generated clocks, are ignored. For paths between a clock and its inversion, FMAX is computed as if the rising and

100% 00:00:05


```
Text Editor - /home/zzhu35/ece120_adders - top_level - [adders/ripple_
File Edit View Project Processing Tools Window Help Search altera.com
module ripple_adder
(
  input  logic[15:0]  A,
  input  logic[15:0]  B,
  output logic[15:0]  Sum,
  output logic        CO
);
```

Compilation Report - /home/zzhu35/ece120_adders - top_level

- TimeQuest Timing Analyzer
 - Summary
 - Parallel Compilation
 - SDC File List
 - Clocks
 - Slow 1200mV 85C Model
 - Slow 1200mV 0C Model
 - Fmax Summary**
 - Setup Summary
 - Hold Summary
 - Recovery Summary
 - Removal Summary


Slow 1200mV 0C Model Fmax Summary

	Fmax	Restricted Fmax	Clock Name	Note
1	70.84 MHz	70.84 MHz	clk	

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods. FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock. Paths of different clocks, including generated clocks, are ignored. For paths between a clock and its inversion, FMAX is computed as if the rising and


100% 00:00:35

Implementation of CLA




Assuming Mux does not have any delays

Implementation of CLA



Essentially a Fan-in series of 4 4-input Mux

What if Mux has delay?



This implementation still causes propagation trouble

This circuit behaves exactly same as the “Carrylookahead Unit”. However, no hardware engineer will code 2^8 input mux. In fact, a lot of inputs in those big muxes are duplicates and/or don’t-cares. We can simplify the carry-MUX function into much more concise circuits with P&G signals using the recursive formula.

