Carry Lookahead Adder

Input bit for number A	Input bit for number B	Carry bit input C _{IN}	Carry bit output C _{OUT}
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



Compute 0101b + 0111b









What does that imply?

- "Sure, Adder3, I have both inputs as 1, so I will carry 1 for you no matter what Adder 1 says."
- An adder can generate carry if both its input are 1s. This property cuts the long-chained carry dependency into pieces.
- We call it a "Generate" signal. G in short.
- G = A and B

What does that imply?

- "Adder2, don't look at me, ask Adder0 instead. I'm adding 0 and 1, so I'll carry whatever Adder 0 carries."

- If an adder is adding a 0 and a 1, its Cout will be exactly same as its Cin. We can directly connect its Cin signal directly to its Cout in this case, so that the adder becomes transparent (eliminated) in the dependency chain.
- We call this a "Propagate" signal. P in short.
- P = A xor B

	Input bit for number A	Input bit for number B	Carry bit input C _{IN}	Carry bit output C _{OUT}	A P C
	0	0		0	
	0	0		0	
	0	1	0	0	
	0	1	1	1	
	1	0	0	0	
	1	0	1	1	
	1	1	0	1	
	1	1	1	1	

A=B=0 P = 0 G = 0

Input bit for number A	Input bit for number B	Carry bit input C _{IN}	Carry bit output C _{OUT}	
0	0	0	0	
0	0	1	0	
0	1	0	0	
0	1	1	1	
1	0	0	0	
1	0	1	1	
1	1		1	
1	1		1	

A=B=1 P = 0 G = 1

Input bit for number A	Input bit for number B	Carry bit input C _{IN}	Carry bit output C _{OUT}	
0	00	0	0 0	
U	0	1	• •	
0	1	0	→ 0	
0	1	1 —	→1	
1	0	0 —	→0	
1	0	1 —	→1	
1	1	0	1	
1	1	1	1	

A != B P = 1 G = 0

P & G

PG		Meaning
00	Generate, cuts	Adder sees 0 + 0 + Cin , knows Cout = 0 for sure.
01)1	Adders sees 1 + 1 + Cin , knows Cout = 1 for sure.
10	Propagate, transparent in propagation	Propagate Cin to Cout. G becomes don't care.
11		Unreachable because A & B, A xor B can't be both 1

Recursive formula for carry

- Consider bit i in a N bit adder.
- Your carry $C_i = G_i + P_i C_{i-1}$
- $C_i = G_i + P_i(G_{i-1} + P_{i-1}C_{i-2})$
- If you keep substitute C_k with C_{k-1} , you eventually reach a formula where C_i is some function of $G_{0..i}$ and $P_{0..i}$ and C_{-1} , which is equal to C_{in}
- You are "looking ahead" all the carries, finding your way through all units that are "propagating", until you find someone that's "generating" or you reach original *C*_{in}
- All adders no longer have to wait for signal propagation delay because all P & Gs are computed in parallel and made available to all adders by a Lookahead logic circuit.

Example

$C_3 = G_3 + P_3(G_2 + P_2(G_1 + P_1(G_0 + P_0C_{in})))$



- Assume all combinational logic (Propagate, Generate, Sum and Carry) take same amount of time dt (for simplicity, not in reality!)
- Every dt, new produced values are marked red, done adders are marked with green circle

















T=4



4-bit Carry Lookahead Unit at a glance







Implementation of CLA



Assuming Mux does not have any delays

Implementation of CLA



Essentially a Fan-in series of 4 4-input Mux

What if Mux has delay?

This implementation still causes propagation trouble

This circuit behaves exactly same as the "Carrylookahead Unit". However, no hardware engineer will code 2^8 input mux. In fact, a lot of inputs in those big muxes are duplicates and/or don't-cares. We can simplify the carry-MUX function into much more concise circuits with P&G signals using the recursive formula.

