

EEL 4783: HDL in Digital System Design

Lecture 2: Introduction to Logic Design with Verilog

Prof. Mingjie Lin




Schematic and Verilog description of a half adder.



```
module Add_half (output c_out, sum, input a, b);  
    xor    (sum, a, b);  
    and    (c_out, a, b);  
endmodule
```


Copyright © 2011 Pearson Education, Inc. publishing as Prentice Hall

Examples



```
...  
nand (y, a, b, c);  
...
```

Copyright © 2011 Pearson Education, Inc. publishing as Prentice Hall



wire
nor
and
nand

```
y1, y2;  
(y_out, y1, y2);  
(y1, x_in1, x_in2);  
(y2, x_in3, x_in4, x_in5);
```

Copyright © 2011 Pearson Education, Inc. publishing as Prentice Hall

TABLE 4-1 Verilog primitives for modeling combinational logic gates.

<i>n</i> -Input	<i>n</i> -Output, 3-state
and	buf
nand	not
or	bufif0
nor	bufif1
xor	notif0
xnor	notif1


Copyright © 2011 Pearson Education, Inc. publishing as Prentice Hall

The format of a Verilog module

```
module my_design (module_ports);  
... // Declarations of ports go here  
... // Functional details go here  
endmodule
```

Copyright © 2011 Pearson Education, Inc. publishing as Prentice Hall

An AOI Circuit



(a)

```


module AOI_str_2005 (output  $y_{out}$ , input  $x_{in1}$ ,  $x_{in2}$ ,  $x_{in3}$ ,  $x_{in4}$ ,  $x_{in5}$ );
wire  $y1$ ,  $y2$ ;

nor ( $y_{out}$ ,  $y1$ ,  $y2$ );
and ( $y1$ ,  $x_{in1}$ ,  $x_{in2}$ );
and ( $y2$ ,  $x_{in3}$ ,  $x_{in4}$ ,  $x_{in5}$ );
endmodule


```

(b)

Hierarchical decomposition of a full adder: (a) gate-level schematic and (b) Verilog model




(a)




(b)

Hierarchical decomposition of a 16-bit, ripple-carry adder




(a)




(b)


Hierarchical decomposition of a 16-bit, ripple-carry adder (cont.)



(c)




(d)




(e)

Design hierarchy of a 16-bit ripple-carry adder.




Schematic of a 2-bit binary comparator.




Copyright © 2011 Pearson Education, Inc. publishing as Prentice Hall

Block diagram symbol of a 4-bit comparator.




Copyright © 2011 Pearson Education, Inc. publishing as Prentice Hall

Hierarchical structure of a 4-bit binary comparator




Organization of a testbench for verifying a unit under test.

Design_unit_test_bench (DUTB)




Waveforms produced by a simulation of Add_half , a 0-delay binary half adder.




Copyright © 2011 Pearson Education, Inc. publishing as Prentice Hall

Results of unit-delay simulation of a 1-bit full adder



Copyright © 2011 Pearson Education, Inc. publishing as Prentice Hall

Results of simulating a 1-bit full adder implemented with ASIC cells



Copyright © 2011 Pearson Education, Inc. publishing as Prentice Hall

Final issues

- Please fill out the student info sheet before leaving
- Come by my office hours (right after class)
- Any questions or concerns?