



# **Physical Design Space Exploration**

## **FPGA 2015**

**Ephrem Wu (Presenter), Inkeun Cho**

# Goal: Map an Arithmetic Function to an FPGA


Target 500MHz with a 28nm low-speed-grade (-1) device

The polynomial  $h_K = \sum_{k=1}^K a_k x^{k-1}$

Q0.17 Fixed Point

High-dynamic range with  
17 significant bits

is expressed in the Horner form for stability and reducing resources



$K - 1$  stages of multiply-add in a  $K^{\text{th}}$ -degree polynomial

# XDR

## Floating-Point Format for Two's Complement Integer Hardware

► Every XDR $\langle L, E \rangle$  number  $x$  is a pair  $x = (d, \varepsilon) = d \cdot 2^\varepsilon$ , where

- $d$ : **significand** of  $x$ , an  $L$ -bit two's complement integer
  - $|d| < 2^{L-1}$  to emulate sign-magnitude, or
  - $-2^{L-1} \leq |d| < 2^{L-1}$  if you know what you're doing to avoid overflow, and
- $\varepsilon$ :  $E$ -bit **exponent** of  $x$ , a two's complement integer. Normalization optional.

► XDR is a custom floating point format.


- For block floating-point implementation with fixed-point hardware
- Example: Multiple representations of 4.0625 in XDR $\langle 11,8 \rangle$

$$x = (130, -5) = (260, -6) = (520, -7) = 4.0625.$$

# A Hybrid Fixed-Floating-Point Fused-Multiply-Add Example

Modeling intent: Put the XDR significand directly on the wires.

$$4.0625 * 0.25 + 0.046875 = ?$$



# XDR Arithmetic Operations

Original exponent  
minus final exponent

## ► For some common exponent $\varepsilon$ ,

- Addition:  $(d_1, \varepsilon_1) + (d_2, \varepsilon_2) = (d_1 \cdot 2^{\varepsilon_1 - \varepsilon} + d_2 \cdot 2^{\varepsilon_2 - \varepsilon}, \varepsilon)$
- Multiplication:  $(d_1, \varepsilon_1) \cdot (d_2, \varepsilon_2) = (d_1 d_2 \cdot 2^{\varepsilon_1 + \varepsilon_2 - \varepsilon}, \varepsilon)$
- Fused multiply-add
  - No access to shift product. Must do all necessary shifting up-front.
  - $(d_1, \varepsilon_1) \cdot (d_2, \varepsilon_2) + (d_3, \varepsilon_3) = (d_1 d_2 \cdot 2^{\varepsilon_1 + \varepsilon_2 - \varepsilon} + d_3 \cdot 2^{\varepsilon_3 - \varepsilon}, \varepsilon)$

## ► Finding the right common exponent $\varepsilon$ is key to

- saving hardware and
- maximizing dynamic range.

One stage of the  
Horner polynomial  
accelerator

## ► Absolute value for an $L$ -bit two's complement value


$$\mathbf{d} = \langle d_{L-1}, d_{L-2}, \dots, d_0 \rangle$$

Test of most-negative two's  
complement integer


$$\text{abs}(\mathbf{d}) = \begin{cases} \mathbf{d}, & d_{L-1} = 0 \\ \neg\mathbf{d} + 1, & \Pi(\mathbf{d}) = 0 \\ \neg\mathbf{d}, & \Pi(\mathbf{d}) = 1 \end{cases},$$

where  $\Pi(\mathbf{d}) = \begin{cases} 1, & d = -2^{L-1} \\ 0, & \text{otherwise.} \end{cases}$

# Fused Multiply-Add as Polynomial Systolic Cell




# XDR Systolic Cell




# Strategy for a Scalable High-Performance Design

## FPGA-Floorplan-Aware Resource Mapping for Systolic Cells




# LUT-to-DSP Ratio Matters to Resource Mapping

DSPs assigned to FMA but not ABS results in DSP underutilization



# Mapped Both ABS and FMA to DSP48E1 on K-7


## Two DSP48s Per Cell to Match LUT-to-DSP Ratio with FPGA Region



# Mapping Choices

## ➤ Two DSP48E1s instantiated for each systolic cell

- One column for the ABS.
- Another column for the FMA.
- ~300:1 LUT-to-DSP48 ratio in each stage to achieve balance for P&R



## ➤ XDR ABS a tad more than sign-mag ABS

$$\text{abs}(\mathbf{d}) = \begin{cases} \mathbf{d}, & d_{L-1} = 0 \\ \neg\mathbf{d} + 1, & \Pi(\mathbf{d}) = 0 \\ \neg\mathbf{d}, & \Pi(\mathbf{d}) = 1. \end{cases}$$


2s complement negation

Saturation for most-negative 2s complement number (1000...0).

## ➤ XDR abs as a DSP48E1 by controlling CARRYIN and ALUMODE.

- CARRYIN = sign\_bit( $\mathbf{d}$ )& $\sim\Pi(\mathbf{d})$
- ALUMODE[0] = sign\_bit( $\mathbf{d}$ )

# Leading-One Detect and Arithmetic Shift



## ► Leading-One Detector

- Chosen over leading-one anticipator (LOA) to reduce area
- Tried many versions, including recursive code
- Current version is a pipelined CARRY4-based priority encoder
- Formally verified against a for-loop RTL description

## ► Arithmetic Shifter

- Parameters: width and pipe depth
- Fused shifter for normalization and binary point adjustment for FMA
- Right shifter only. Up to 71 bits to emulate bidirectional shift.
- Formally verified against Verilog “a >>> b”

# Vivado HLS C++ Used for Numerical Analysis

## ► The Vivado C++ arbitrary-precision template classes

- ap\_int<>
- ap\_fixed<>

Well-defined and handy C++ classes from HLS!

## ► XDR C++ template class models high-dynamic-range numbers of the form $b = (c, \varepsilon) = c \cdot 2^\varepsilon$ .

## ► Round-towards-zero chosen for lower HW costs.

- Doesn't have to use RTZ.
- Thanks to ap\_fixed<>, easy to change rounding mode

```
147 XDR<N_b> x;
148 XDR<N_c> h;
149 double max_xdr_rel_err = 0.0; // Maximum XDR error relative to double-precision
150
151 outstrm << "x,sp_rel_err,h_rel_err,dB_abs_h_err,h,sp,dp,x_lw,h_lw,max_abs_xdr_err_sf" << endl;
152 // 0.0000000000000000 (11700000000000000)
153 for(int i = 0; i < 104858; i += 0x1){
154     x.setei(<N_b>1);
155     // Call XDR implementation of polynomial evaluator
156     poly(b, shift_amts, x, poly_coeffs[2].get_exponent(), h);
157
158     // Compute polynomial in float and double
159     float y_float = poly_float(poly_coeffs, x);
160     double y_double = poly_double(poly_coeffs, x);
161
162     // Compute maximum relative error energy
163     double h_err = h.to_double() - y_double;
164     if (abs(h_err/y_double) > max_xdr_rel_err) { max_xdr_rel_err = abs(h_err/y_double); }
165 }
```


Info: [0x11bb9,0x4ec-35] w, shift\_amts[0] = 19  
Info: [0xhex0,0xdec-35] 0, b[0] = 0, shift\_amts[0] = -19  
Info: [0xhex0,0xdec-47] 5.15747e-010, b[0] = 11089, shift\_amts[0] = 0  
Info: Maximum XDR error relative to double precision = -108.363dB

# Kintex-7 410T Place-and-Route Results

-1I: 519MHz

-2I: 620MHz


Systolic cells color coded



# How Good is the Manual DSP Placement? Design Space Exploration with Vivado



- Use 10 out of 14 DSP slots to match LUT-DSP ratio
    - $\binom{14}{10} 10! = 14!/4!$  unique DSP placements
    - If ~10 mins per P&R run, >69,110 years of run time
  - Heuristically prune search space
  - Plot fmax histogram

# DSP48E1 Placement Exploration Pruning




Pick 5 DSP  
positions among 7  
in each column


$${}^7C_5 \times {}^7C_5 = 441$$



Case 1.  
Ping-pong placement



Case 2.  
U-shaped placement



Case 3.  
S-shaped placement

$441 \times 3 \times 10 \text{ (minutes)} \rightarrow 3 \text{ days with 3 machines}$

# Vivado™ Default vs. Expanded Placements




Fig 1. Default Placement




Fig 2. Ping-pong DSP Placement




Fig 3. U-Shaped DSP Placement






Fig 4. S-Shaped DSP Placement

# Fmax Distributions




# Performance Distribution

Top 46.4% of Results Meet 500MHz at -1



# Work Flow



# Summary

## ► Developed XDR as an analytic tool to

- ease reasoning of custom-floating-point designs ...
- ... for two's complement integer hardware.

## ► Exceeded Fmax target with Vivado™ and guided placement

Kintex -1 Fmax	Kintex -2 Fmax
519 MHz	620 MHz

## ► Design space exploration revealed faster designs at -1 (534MHz)

## ► Divide and Conquer with Floorplan-Aware Resource Mapping

- Restrict RTL pipeline hacking to low-level blocks. A library of by-products ...
- Manually balance LUT and DSP resource use by recoding RTL
- The only physical constraints used: pblock and manual DSP placements
- Turns out initial manual DSP placement works pretty well



**Thank you**