



## InTime: A Machine Learning Approach for Efficient Selection of FPGA CAD Tool Parameters

Nachiket Kapre<sup>1</sup>, Harnhua Ng<sup>2</sup>, Kirvy Teo<sup>2</sup>, Jaco Naude<sup>2</sup> <sup>1</sup>NTU and <sup>2</sup>Plunify, Singapore

### Solve chip design problems using big data and machine learning







## How to meet timing?

#### 1. Modify your RTL

- Another verification cycle is required
  - IP management risk is increased
- Is the source code even available?
  - Is the RTL allowed to be modified?

#### 2. Tweak Synthesis+P&R settings

- Which parameters to change?
- What is a good value to choose for the parameter?
- Can we even cover all possible cases?



## **Placement Seed Exploration**



"Seeds" - Blind brute force attempt. Results must be zero to pass

FAIL!

## Intelligent Exploration

#### Using <u>optimal groups</u> of Synthesis / P & R settings, you can <u>achieve better results</u>.



# How do we do it?

- 1. Cloud Computing
  - Computing costs have fallen dramatically!
    - Google Compute Node  $\rightarrow$  5–10c/hr
  - Multiple CAD tool runs are completely parallel
    - High machine utilization
- 2. Machine Learning
  - We automate the "learning" process
  - What tool options work for
    - (1) this design,
    - (2) this constraint, and
    - (3) this FPGA device







### Naïve Bayes Classification

Probability of getting a good result, given that setting CONFIG is set to "X"?



Probability of CONFIG being "X"

## Tradeoffs

#### Advantages

- Fast to classify
- Not sensitive to irrelevant features
- Handles real and discrete data

### • Disadvantages

- Assumes feature independence
- Can perform pre-filtering using techniques such as PCA, etc
- And, there are other ML-based approaches...

# Effect of using InTime (Round 1)



# Effect of using InTime (Round 2)



7 results!

### Other features of InTime





Revision Setup Time (ns) Revision Hold Time (ns) Revision Total (mW   reverseboil_strategy_16 0.286 0.286 0.286 0.286 0.286   reverseboil_strategy_16 0.146 0.644 0.644 0.164 0.165   reverseboil_strategy_7 0.146 0.146 0.644 0.644 0.164	OP 5 SETUP TIME		TOP 5 HOLD TIME		TOP 5 TOTAL POWER	
0     0.256     0     0.256     0     0.256     0     0.253       reverseboil_strategy_6     0.146     reverseboil_strategy_15     0.644     reverseboil_strategy_9     -0.179       reverseboil_strategy_7     0.146     reverseboil_strategy_14     0.644     reverseboil_strategy_8     -0.165	Revision	Setup Time (ns)	Revision	Hold Time (ns)	Revision	Total (mW)
Oldo		0.286		0.286	reverseboilstrategy_1	-0.233
		0.146	reverseboilstrategy_15	-0.644	reverseboilstrategy_9	-0.179
		0.146	reverseboilstrategy_14	-0.644	reverseboilstrategy_8	-0.165
reverseboil_strategy_18 0.026 reverseboil_strategy_13 0.644 00.000 00.000 00.000000		0.026		-0.644	reverseboilstrategy_2	-0.148

## Conclusions

- Meet design goals without modifying the design
  - Changes affect other parts of the system. Minimize changes with data analytics
- Make your FPGA tools work harder
  - Under-utilized features, yearly releases, hard to fully understand all new improvements.
  - Untapped performance gains up to 20%
- People are valuable, machines are cheap
  - Focus on other important issues (or go home early!)