

# Unlocking FPGAs Using High-Level Synthesis Compiler Technologies



Fernando Martinez Vallina, Henry Styles

Xilinx

Feb 22, 2015

# Why are FPGAs Good

## ➤ Scalable, highly parallel and customizable compute

- 10s to 1000s of processing elements
- Processing elements can be fined tuned to specific work loads
- Bit level integer and fixed point operations

## ➤ Custom Memory Architectures

- Memories sized to the application
- Memory elements placed next to datapath

## ➤ Custom Data Movement and I/O


- More silicon area dedicated to wires and data transport than any other device
- Direct low latency connections between I/O pins and compute

# FPGA Applications for Data Center

Application	FPGA Benefit
Network Function Virtualization Encryption	Efficient bit level operations
Dictionary compression (i.e. Deflate)	Customized memory hierarchy and efficient string matching
Search categorization	Control flow dominated, thousands of active state machines
Image classification by machine learning	Ability to customize data movement to specific working sets
Image transcoding	Fine grained parallelism with customized memory hierarchy
Genome sequencing	Thousands of parallel bit level operations
Key Value Store	Low latency I/O

FPGAs Offer Significant Speedup Potential vs CPU and GPU

# Key Value Store Acceleration with FPGAs




Line-rate maximum  
achieved by Xilinx  
FPGA accelerator

Up to 36x in performance/Watt demonstrated  
Plus 10-100x lower latency

# Productivity Challenges for Software


(David Thomas, Imperial College, UK)



## ➤ FPGAs provide large speed-up and power savings – *at a price!*

- Days or weeks to get an initial version working
- Multiple optimisation and verification cycles to get high performance

# Programming Flow Evolution






# Vivado HLS



*Raising the Abstraction for IP Creation*

# Vivado High-Level Synthesis




```
#include "fir.h"
void fir ( data_t *y, coef_t c[N], data_t x )
{
  static data_t shift_reg[N];
  acc_t acc;
  int i;

  acc=0;
  Shift_Accum_Loop: for (i=N-1;i>=0;i--) {
    if (i==0) {
      acc+=x*c[0];
      shift_reg[0]=x;
    } else {
      shift_reg[i]=shift_reg[i-1];
      acc+=shift_reg[i]*c[i];
    }
  }
  *y=acc;
}
```



**Accelerates Algorithmic C to RTL IP integration**

# Vivado HLS System IP Integration Flow



Vivado HLS Integrates into System Flows

# Design Decisions



## Decisions made by designer

- **Functionality**
  - As implicit state machine
- **Performance**
  - Latency, throughput
- **Interfaces**
- **Storage architecture**
  - Memories, registers banks etc...
- **Partitioning into modules**
- **Design Exploration**




## Decisions made by the tool

- **State machine**
  - Structure, encoding
- **Pipelining**
  - Pipeline registers allocation
- **Scheduling**
  - Memory I/O
  - Interface I/O
  - Functional operations


# Datapath Synthesis

*Example:  $y = a * x + b + c$ ;*


1. HLS begins by extracting a data flow graph (DFG), a functional representation




2. Accounts for target Fmax to determine minimum required pipelining (not yet the optimal implementation)



3. Expression balancing for latency reduction  
Restructuring to optimize fabric resources




4. Restructuring for optimized DSP48



# Interface Synthesis – Completing the design...

- C function arguments become RTL interface ports

```
f(int in[20], int out[20]) {  
  int a,b,c,x,y;  
  for(int i = 0; i < 20; i++) {  
    x = in[i]; y = a*x + b + c; out[i] = y;  
  }  
}
```




*The State Machine Automatically Adapts to the Design Interface*



# Vivado HLS Examples


# MGS QRD + Weight back Substitution → STAP

## This is the Hardest Floating Point Problem for Hardware



```

4  for i=1:cols,
5      Q(:,i)=A(:,i);
6      for j=1: i -1,
7          R(j,i)=Q(:,j)'*Q(:,i);
8          Q(:,i)=Q(:,i) - (R(j,i)*Q(:,j) );
9      end
10     R(i,i)=norm(Q(:,i) );
11     Q(:,i)=Q(:,i)/R(i,i);
12 end
  
```



- This Real System Design took 6 Months using VHDL. Using HLS, it took 4 Hours!
- **260x Speed-Up.** This does not include system integration which will be Faster!

# MGS QRD+WBS RESULTS

## Summary of timing analysis

Estimated clock period (ns): 6.79

## Summary of overall latency (clock cycles)

- Best-case latency: 3
- Average-case latency: 93027
- Worst-case latency: 420163

## Summary of loop latency (clock cycles)

- I3
- I9
- I11

- ▶ 128x64 Complex FP ~3.3ms (125 MHz)
- ▶ FP Matrix Inversion thanks to Vivado HLS is trivial in FPGAs
- ▶ If it can be done Mathematically, It can be done in HLS
- ▶ C/C++ easily moves to CPUs
  - Truly Portable Libraries
  - Rapid Trade Space Exploration

## Area Estimates

### Summary

	BRAM_18K	DSP48E	FF	LUT	SLICE
Component	-	392	44457	47081	-
Expression	-	-	0	6559	-
FIFO	-	-	-	-	-
Memory	128	-	0	0	-
Multiplexer	-	-	-	21984	-
Register	-	-	19130	-	-
ShiftMemory	-	-	0	276	-
<b>Total</b>	<b>128</b>	<b>392</b>	<b>63587</b>	<b>75900</b>	<b>0</b>
Available	2940	3600	866400	433200	108300
Utilization (%)	4	10	7	17	0

Parameter	Virtex-7 FPGA	ARM-A9
Programmable in C/C++/SystemC:	Y	Y
Flexible I/O	Y	N
HMC/JESD204b	Y	N
Clock (MHz)	125	667
Latency (ms)	3.3	250
System Power (watts)	75	1,400
System Cost	12.5X lower cost	

# HLS Simple CA- CFAR

## 32 Cells, 14 Left, 14 Right, 2 Guard

```

void cfar(float *xn, float *k0, bool *yn)
{
#pragma HLS PIPELINE
#pragma HLS INTERFACE ap_fifo port=xn,yn
static float xreg[32];
#pragma HLS ARRAY_PARTITION variable=xreg complete dim=1

int i;
float ra,la,uut,det;

//Shift the data
for(i=0; i < 31; i++){xreg[i+1] = xreg[i];}

xreg[0] = *xn++; //Pop the next X off the FIFO

la = 0; ra = 0;
uut = xreg[15]; //UUT is in cell 15 (16th element)

//Left Average - 14 Cells, 0-13, 14 is a guard, 15 uut, 16 guard, 17-30
for(i=0; i < 13; i++){
    la = la + xreg[i];
}


//Right Average
for(i=17; i < 30; i++){
    ra = ra + xreg[i];
}

la = la/14; ra = ra/14;

if(la >= ra) {det = *k0*la;}else{det = *k0*ra;}

if(uut >= det){*yn++ = 1;}else{*yn++ = 0;}
}

```



# CFAR RESULTS

cfar.c cfar\_csynth.rpt

**Summary**

Clock	Target	Estimated	Uncertainty
default	10.00	8.44	1.25

**Latency (clock cycles)**

**Summary**

Latency		Interval		
min	max	min	max	Type
71	71	1	1	function

**Detail**

- Instance
- Loop

**Utilization Estimates**


**Summary**

Name	BRAM_18K	DSP48E	FF	LUT
Expression	-	-	0	36
FIFO	-	-	-	-
Instance	-	55	7068	7436
Memory	-	-	-	-
Multiplexer	-	-	-	-
Register	-	-	1160	-
ShiftMemory	-	-	0	256
<b>Total</b>	<b>0</b>	<b>55</b>	<b>8228</b>	<b>7728</b>
Available	2584	2160	2443200	1221600
Utilization (%)	0	2	~0	~0

- Took about 10 minutes to design
- Uses only 55 DSPs!
- Floating Point
- To process more Cells—
  - Just change the C code and rerun HLS
- Optimize to reduce latency/Area—
  - At expense of increased DSP48 usage
- This is just a starting point...
  - Floating point lends itself to QRD for
  - STAP
  - CFAR
  - Adaptive Beamforming



# OpenCL : Technical Goals



- **Royalty Free standard for Parallel Programming**
  - Shared IP zones
- **Target Everything in a Heterogeneous Platform**
  - CPU + GPU + ASIC accelerators + DSP + FPGA
- **Cross-Vendor Functional Portability**
  - No proprietary APIs + languages to learn
- **Enable Architecture Specific Optimization**
  - Refactor code to optimize
  - Vendor extensions

# Introducing SDAccel

**SDAccel**<sup>™</sup>  
Environment

Software Defined Development Environments

- CPU
- C, C++, OpenCL
- System Engineers
- Software Engineers

Only Architecturally Optimizing Compiler for FPGAs

First Complete CPU/GPU like Development Env. for FPGAs

First CPU/GPU Run-time Environment for FPGAs


**25X**  
Performance Per Watt

CPU ↔ PCIe ↔ FPGA

The advertisement features a dark background with a laptop on the left and a server rack on the right. The laptop screen displays the text 'Software Defined Development Environments' and a list of supported languages and roles. The server rack contains a large '25X' graphic and a diagram showing 'CPU' and 'FPGA' connected by a double-headed arrow labeled 'PCIe'. The SDAccel logo is prominently displayed at the top center.


# Breakthrough Solution for Application Developers

## SDAccel - CPU/GPU Development Experience on FPGAs



Libraries	Availability
OpenCL built-ins	Included
Video, DSP, Linear Algebra	Included
OpenCV BLAS	Provided by Auviz Systems

Readily Available Boards



## Virtex-7 OpenCL Platform

- Virtex-7 690T
- Half-length, low profile
- 2x 8GB DDR3 1600Mb/s, ECC
- Gen 3 x8 PCIe
- Up to 28.7 GFlops/W
- 2x SFP+ modules




<http://www.alpha-data.com/pdfs/adm-pcie-7v3.pdf>

OpenCL COTS Platforms from Development to Production

### Kintex-7 OpenCL Platform M-505-K325T

- Kintex-7 325T
- 8GB DDR3
- Gen 2 X8 PCI-e
- ISO 13485



<http://pico computing.com/products/embedded-modules/m-505-k325t-embedded-2>

Scalable Customizable Acceleration



### Virtex7 OpenCL Platform Wolverine WX690/WX2000


- WX690: V7 690T
- WX2000: V7 2000T
- 16/32/64 GB DDR3
- Gen3 X16 PCI-e



<http://www.conveycomputer.com/products/wolverine/>

Highest performance acceleration at the lowest power envelope

# Accelerated OpenCL Programming and Deployment



## CPU/GPU like programming environment

- ✓ X86 development and debug
- ✓ Cycle accurate simulation
- ✓ Platform acceleration

# SDAccel Kernel Compiler for FPGAs



C, C++  
OpenCL

## Leveraging Vivado HLS for

- ✓ Efficiently Optimizes a Variety of Input Types
- ✓ Optimized Architectural Parallelizing and Pipelining
- ✓ Broadest Range of Compiler Optimization for Memory, Dataflow, & Loop Pipelining

SDAccel   
Environment

Performance and Resource Efficiency


# Pipelining

## OpenCL C Kernel

```
kernel void
foo(...)
{
  __attribute__((xcl_pipeline_loop))
  for (int i=0; i<3; i++) {
    int idx = get_global_id(0)*3 + i;
    op_Read(idx);
    op_Compute(idx);
    op_Write(idx);
  }
}
```

## C/C++ Kernel

```
void
foo(...)
{
  for (int i=0; i<3; i++) {
    #pragma HLS pipeline
    int idx = get_global_id(0)*3 + i;
    op_Read(idx);
    op_Compute(idx);
    op_Write(idx);
  }
}
```



# Loop Unrolling




Figure 2-61: Loop Unrolling Details

- Automatic with heuristics
- User directed
  - OpenCL attribute
- Expose more concurrency to the compiler's scheduler
  - Similar to SIMD vectorization

# Memory Specialization

## OpenCL C Kernel

```
__local int buffer[16];
```

## C/C++ Kernel

```
int buffer[16];
```

0	1	2	3
4	5	6	7
8	9	10	11
12	13	14	15

buffer

- Buffer implemented in 1 physical memory
- Buffer can sustain 2 concurrent transactions
- Reading all values of buffer can take 8 clock cycles


# Memory Specialization

## OpenCL C Kernel

```
__local int buffer[16] __attribute__((xcl_array_partition(block,4,1)));
```

## C/C++ Kernel

```
int buffer[16];  
#pragma HLS ARRAY_PARTITION variable=buffer block factor=4 dim=1
```



Memory 1      Memory 2      Memory 3      Memory 4

- Buffer implemented in 4 physical memories
- Buffer can sustain 8 concurrent transactions
- Compiler handles all address translations to physical memories
- Reading all values of buffer can take 2 clock cycles


# Memory Specialization

## OpenCL C Kernel

```
__local int buffer[16] __attribute__((xcl_array_partition(complete,1)));
```


## C/C++ Kernel

```
int buffer[16];  
#pragma HLS ARRAY_PARTITION variable=buffer complete dim=1
```



- Buffer implemented in 16 registers
- Buffer can sustain 16 concurrent transactions
- Compiler handles all address translations to physical memories
- Reading all values of buffer can take 1 clock cycles

# SDAccel Platform Model




## Software Runtime Experience

- ✓ On-demand loadable acceleration units
- ✓ Always on interfaces (Memory, Ethernet PCIe, Video)
- ✓ Minimizes compilation time


A horizontal banner with a dark blue background. On the left side, there is a glowing blue light trail that curves upwards and to the right, surrounded by faint binary code (0s and 1s). The text "SDAccel Applications" is written in a large, white, sans-serif font in the center-right of the banner.

# SDAccel Applications

# Virtex-7 Monte-Carlo Options Pricing



MC Black Scholes  
OpenCL Compute Unit



Histogram equalization



Canny edge detection



Harris corner detection




Optical flow estimation



FAST corner detection




Affine transformation



Computations	Input processing	Filter	Other
Absolute difference	Channel combine	Box	Canny edge detection
Accumulate	Channel extract	Gaussian	Optical flow (LK)
Accumulate squared	Color convert	Median	Warp Affine
Accumulate weighted	Convert bit depth	Sobel	Warp Perspective
Arithmetic addition	Table lookup	Custom convolution	Image pyramid
Arithmetic subtraction	Scale	Dilate	Fast corner
Bitwise: AND, OR, XOR, NOT	Equalize histogram	Erode	Harris corner
Pixel-wise multiplication	Remap	Bilateral	Min max location
Integral image			Histogram
Gradient Magnitude			Mean & Standard Deviation
Gradient Phase			Thresholding

**FPGA Optimized Libraries**

# SDAccel in Action



# SDAccel Performance/Watt Advantage

Application	Metric	SDAccel with AuvizCV library	Nvidia K20 with CUDA	SDAccel Advantage
HD Sobel Filter	Frames/watt	80	11	7x
HD Image Downscaling	Frames/watt	36	5	7x

*\*Data from Auviz Systems*

# Start Designing with SDAccel Today

**SDAccel**<sup>™</sup>  
Environment

Software Defined Development Environments

- CPU
- C, C++, OpenCL
- System Engineers
- Software Engineers

Only Architecturally Optimizing Compiler for FPGAs

First Complete CPU/GPU like Development Env. for FPGAs

First CPU/GPU Run-time Environment for FPGAs

**25X**  
Performance Per Watt

CPU ↔ PCIe ↔ FPGA

The advertisement features a laptop on the left displaying the SDAccel logo and a list of supported languages and user roles. In the center, three bullet points highlight key capabilities: architectural optimization, a complete development environment, and a run-time environment. On the right, a server rack is shown with a large '25X Performance Per Watt' graphic and a diagram of CPU and FPGA components connected via PCIe.

