## RapidSmith 2: A Framework for BEL-level CAD Exploration on Xilinx FPGAs



Travis Haroldsen
Brent Nelson
Brad Hutchings



## RapidSmith 1


- Framework for modifying Xilinx XDL designs
- Contain components and routing of Xilinx chips
- Supports large number of research topics including
  - Rapid design prototyping flows
  - Reliability and fault-tolerant techniques
  - PR frameworks
  - Post-PAR debug
  - FPGA security





## RapidSmith 1 Limitations

- RapidSmith uses string attributes to describe slice-level functionality
- Little information about the types of BELs in a site
- Hinders BEL-level manipulations



**BXINV::#OFF** 

COUTUSED::0

F:frame\_buf/VGA/r\_regVS<4>\_rt:#LUT:D=A1

BEL\_PROP::G::PK\_PACKTHRU

FFY SR-ATTR:#OFF



## | RapidSmith 2 Improvements

Adds BEL types, properties, and interconnectivity

New BEL-level netlist

Tools to convert between
 XDL and BEL-level netlist

 Allows modifying the packing of a design

 Provides functionality for packing, placing, and routing a synthesized netlist onto Xilinx FPGAs



SLICE X29Y191 (SLICEL