




Take the Highway:

Design for Embedded NoCs on FPGAs

Mohamed **ABDELFATTAH**

Andrew **BITAR**

Vaughn **BETZ**




Motivation

FPGAs are big!

Design big systems

High on-chip
communication



Motivation

FPGAs are big!

Design big systems


High on-chip communication

Design a bus for each set of connections

Wide links from single bit-programmable interconnect

Somewhat unpredictable frequency → re-pipeline

Buses are *unique* to the application, and.. inefficient



Motivation

FPGAs are big!

Design big systems


High on-chip communication

Design a bus for each set of connections

Wide links from single bit-programmable interconnect

Somewhat unpredictable frequency → re-pipeline

Buses are *unique* to the application, and.. inefficient



Motivation

FPGAs are big!

Design big systems

High on-chip
communication


Embedded NoC


Sys-level interconnect used
in most designs → **harden!**

More efficient than soft
buses and huge bandwidth

NoC=*complete* interconnect

- Data transport
- Switching
- Buffering







NoC Architecture @ 28nm

- **NoC parameters?**
- No segmentation of data
 - DDR3 max = 17 GB/s
- Run NoC at *fixed, high* frequency → 22.5 GB/s


Link Width	# Nodes
150 bits	16

Area %	Freq.
1.3 %	1.2 GHz





NoC Architecture @ 28nm





Outline

How do we *adapt* Embedded NoCs to FPGAs?


1. **FabricPort**: NoC-to-FPGA interface


2. NoC with FPGA **design styles**


3. **Case studies**: JPEG & Ethernet switch





FabricPort = On-ramp





















A background network diagram showing a 4x4 grid of nodes (circles) connected by horizontal and vertical bidirectional arrows. Some nodes are highlighted with colored boxes: a blue box with the University of Toronto logo in the top-left, and several red boxes in the top and bottom rows. The title 'Outline' is centered in a large blue rounded rectangle.

Outline

How do we *adapt* Embedded NoCs to FPGAs?

1. **FabricPort**: NoC-to-FPGA interface

2. NoC with FPGA **design styles**

3. **Case studies**: JPEG & Ethernet switch

Rules for using an NoC with FPGA design styles



Packet Ordering

Multiprocessors


- Memory mapped
- Packets arrive out-of-order
 - Fine for cache lines
 - Processors have re-order buffers

FPGA Designs

- Mostly streaming
- Cannot tolerate reordering
 - Hardware expensive and difficult

RULE

All packets with same src/dst must take **same NoC path**



Packet Ordering

Multiprocessors

- Memory mapped
- Packets arrive out-of-order
 - Fine for cache lines
 - Processors have re-order buffers

FPGA Designs


- Mostly streaming
- Cannot tolerate reordering
 - Hardware expensive and difficult


RULE

All packets with same src/dst must take **same NoC path**




RULE

All packets with same src/dst must take **same VC**







Dependencies & Deadlock




Dependencies & Deadlock



RULE


Each message type must take a different VC
→ FabricPort output must support that




Design Styles

Latency-
insensitive

Latency-
sensitive





1. Latency-Insensitive Design


Latency-Insensitive

Modules are stallable


Ready/valid signals


Tolerate latency on links

Stall-wrappers



Ready signals





1. Latency-Insensitive Design


Latency-Insensitive

Modules are stallable


Ready/valid signals


Tolerate latency on links

Stall-wrappers



Ready signals







1. Latency-Insensitive Design

Latency-Insensitive

Modules are stallable

Ready/valid signals

Tolerate latency on links



1. Latency-Insensitive Design



Latency-Insensitive

Modules are stallable


Ready/valid signals

Tolerate latency on links

Stall-wrappers



2. Latency-Sensitive Design




Latency-Sensitive

Not stallable

No Ready/valid signals

Latency must remain constant to be functional





Outline


How do we *adapt* Embedded NoCs to FPGAs?

1. **FabricPort**: NoC-to-FPGA interface

2. NoC with FPGA **design styles**


3. **Case studies**: JPEG & Ethernet switch

RTL2Booksim



www.eecg.utoronto.ca/~mohamed/rtl2booksim

Parallel JPEG Compression







- Latency-sensitive [Permapaths]

Strobe	0
Pixel	X



- Parallelize **10 – 40** times
 - Data width **130 – 520** bits
- Important for data center applications
- Compare NoC version to non-NoC version


Parallel JPEG








Parallel JPEG








Parallel JPEG






Parallel JPEG





Parallel JPEG





- 5% drop in frequency from best case

- No drop in frequency for largest design


- 80% improvement from worst case

- ~6% variability regardless of module placement




Frequency is **good**, and (much) more **predictable** with NoC



Parallel JPEG



- NoC doesn't produce routing hotspots – it reduces them
- NoC reduces utilization of scarce long FPGA wires





Ethernet Switch




- High Bandwidth Ethernet switches → **ASIC** land
 - **10/25/40/100 Gb/s** per port switches, e.g. **32x32**
- Best previous FPGA switch:
 - **16x16**, 10 Gb/s per port, total **160 Gb/s**
 - FPGAs have transceiver BW more than 1000 Gb/s

Ethernet Switch







Ethernet Switch (16x16)




Saturates at higher injection:
Handles more bursty traffic

Approx.
Half the latency





Ethernet Switch (16x16)



- **5X** more switching than best: 819 Gb/s vs 160 Gb/s
- **~ Half** the latency
- **3X** smaller area

Reconfigurable speed, radix, protocol – augment pkt processing

How do we *adapt* Embedded NoCs to FPGAs?

1. FabricPort: NoC-to-FPGA interface

- Module (*any* freq./width) → Embedded NoC (1.2 GHz, 150 bits)
- **Designer-friendly**
- Leverage VCs, credits

2. NoC with FPGA design styles

- Rules for NoC design on FPGAs: packet **ordering** and **dependencies**
- Support FPGA Design Styles: Latency-inssensitive design
Latency-sensitive design

3. Case studies: JPEG & Ethernet switch

- Parallel JPEG: Frequency **predictable** and **good**,
Reduces routing hotspots and long wire utilization
- Ethernet Switch: **5X** more switching, **3X** less area, reconfigurable


Compelling case for Embedded NoCs


The background of the slide is a grid of squares. Most squares are light blue, but there is a vertical column of three red squares on the left side, specifically in the 3rd, 4th, and 5th rows from the top. The text "Thank You!" is centered in the middle of the grid.

Thank You!



www.eecg.utoronto.ca/~mohamed


NoC Interface








Permapath Latency





JPEG with pipelining






JPEG Interconnect Utilization

Interconnect Resource		Difference	Geomean
Short	Vertical (C4)	+13.2%	+10.2%
	Horizontal (R3,R6)	+7.8%	
Long	Vertical (C14)	-47.2%	-38.6%
	Horizontal (R24)	-31.6%	

Wire naming convention: C=column, R=row, followed by number of logic clusters of wire length.





UNIVERSITY
OF TORONTO