# Mapping-Aware Constrained Scheduling for LUT-Based FPGAs

Mingxing Tan, Steve Dai, Udit Gupta, Zhiru Zhang


School of Electrical and Computer Engineering Cornell University






# **High-Level Synthesis (HLS) for FPGAs**

 HLS has become increasingly important to achieve higher design productivity & quality




# **A Typical HLS Flow**



# **SDC-Based Scheduling**

 Scheduling based on system of difference constraints (SDC) formulation [Cong and Zhang, DAC'06]



10tal dolay = 0113 > 0116

Target clock period: 5ns

• Delay estimate: 2ns

Let  $\mathbf{s}_{i}$  be the schedule variables

Dependency constraints

$$< o_1, o_2 > : s_1 - s_2 \le 0$$

$$< o_2, o_4 > : s_2 - s_4 \le 0$$

$$< o_3, o_4 > : s_3 - s_4 \le 0$$

Cycle time constraint

$$o_1 \sim o_4 : s_1 - s_4 \le -1$$


- Latency constraints
- Resource constraints


• ...

# **SDC-Based Scheduling**

Representing SDC constraints with constraint graph

SDC constraints 
$$s_1 - s_2 \le 0$$
  
 $s_2 - s_4 \le 0$   
 $s: \{s_1, s_2, s_3, s_4\}$   $s_3 - s_4 \le 0$   
 $s_1 - s_4 \le -1$ 






Price of abstraction? Pre-characterized delay estimation for individual operation is often too pessimistic for logic operations


# **Lookup Tables (LUTs)**

- A k-input LUT (k-LUT) can be configured to implement any k-input 1-output combinational logic
  - Delay is a constant for all K-LUTs




## **Mapping Logic Gates into LUTs**

- Mapping enables more aggressive chaining by packing more operations into each cycle
  - LUT level l(v): arrive time in depth of LUTs




# **Considering Mapping in Scheduling**

#### **Conventional scheduling**




Estimated delay = 6ns > 5ns, 2 cycles

#### **Considering LUT mapping**



A better schedule needs to consider mapping!

# **Scheduling and Mapping Interdependence**



## **MAPS: Mapping-Aware Constrained Scheduling**

Idea

 Considering mapping in scheduling to enable more aggressive chaining

**Contributions** 


 An algorithm that finds the minimum-latency schedule under SDC constraints considering LUT mapping

Results


Significant latency reduction over a range of logic-intensive applications

#### L-Values for MAPS

We introduce L-values to represent the integrated scheduling and mapping information



Goal: find a legal schedule with minimum L-value for each operation



- We keep refining the lower-bound of L-values by relaxation
  - A generalization of Bellman-Ford shortest-path algorithm
  - Step1: **Initialize** the L-value as (0, 0), an obvious lower-bound without considering any constraint
  - Step2: **Iteratively** improve the L-values as follows until convergency


For each node on constraint graph

(1) Mapping constraints: choose the best cut with minimal L-value  $f_v = \min_{\forall C \in CUT_v} \ \max_{\forall u \in C} \{L_u + (0, Delay_v)\}$ 

Each iteration

- (2) Scheduling constraints: decide new L-values according to input edges  $g_v = \max_{\forall u \to v \in E} \{L_u + (Lat_{u \to v}, 0) + (0, Delay_v)\}$
- (3) Update the L-value based on mapping and scheduling constraints  $L_v = \max\{f_v, g_v\}$

# From CDFG to Constraint Graph



# (0,0) $B^{(0,0)}$ (0, 0)(0, 0)(0, 0)(0, 0)(0, 0)Constraint graph

# **Relaxation-Based Labeling**

Assuming 3-LUTs and LUT level ≤ 3

Step1: Initialize the L-value as (0,0) for each node

Step2: Iteratively update L-values by relaxation


#### **Iteration 1**

#### **Node D**

**Propagate L-values for mapping constraints** 

$$L_{D}: \{0, 0\}$$
 
$$L_{B}: \{0, 0\}$$
 
$$L_{D}: \{0, 1\}$$
 
$$L_{D}: \{0, 1\}$$
 
$$L_{D}: \{0, 1\}$$
 
$$L_{E}: \{0, 2\}$$
 
$$Cut1\{C, D\} L_{E}: \{0, 2\}$$
 
$$Cut2\{C, A, B\} L_{E}: \{0, 1\}$$

Choose the best cut with minimal L-value



Assuming 3-LUTs and LUT level≤ 3

Step1: Initialize the L-value as (0,0) for each node

**Step2: Iteratively update L-values by relaxation** 


**Iteration 1** 


Node I

**Propagate L-values for mapping constraints** 

Black-box operation H has only trivial cut

Maximum LUT level is restricted by cycle time





Assuming 3-LUTs and LUT level≤ 3

Step1: Initialize the L-value as (0,0) for each node

Step2: Iteratively update L-values by relaxation

**Iteration 1** 




**Iteration 2** 


#### Node I

Scheduling constraints

$$g_v = \max_{\forall u \to v \in E} \{ L_u + (Lat_{u \to v}, 0) + (0, Delay_v) \}$$

Back edge from I to F: maximum latency constraint
F and I must be in the same cycle





Assuming 3-LUTs and LUT level≤ 3

Step1: Initialize the L-value as (0,0) for each node

Step2: Iteratively update L-values by relaxation

Mapping constraints: satisfied

Scheduling constraints: F and I are in the same cycle

**Every node reaches its minimum legal L-value!** 

The algorithm converges

# **Optimality of MAPS Labeling**

Proof by induction that MAPS labeling algorithm always maintains the **lower bound** of L-values


**Base Case**: All L-values are initialized as (0,0), which are the lower bound without considering any constraints;


**Induction**: assume **iteration k** maintain the lower bound of L-values,

=> L-values in iteration (k+1) are also lower bound, because our algorithm only monotonically increases minimal L-values that satisfy a part of the given constraints

Upon convergence, MAPS returns a legal schedule with a minimum L-value for each node

## Conventional vs. MAPS schedule






Total 2 cycles; 1 cycle/iteration

## **Incremental Scheduling for Resource Constraints**

- Resource constraints for black-box operations
  - e.g. memory port limits, hardened multipliers
- Incremental scheduling heuristic
  - Legalize the initial solution from the labeling step
  - Gradually serialize resource-constrained operations



# **Experimental Results**


### Setup

- A state-of-the-art commercial HLS
  - MAPS is implemented an LLVM pass
  - We leverage the commercial HLS as the back end for RTL generation
  - We use the same commercial HLS tool as baseline
- Target device: Virtex-7 FPGA with 6-LUTs
  - 5ns target clock period

#### Benchmarks

- 3 kernels: XORR, GFMUL, CLZ
- 8 logic-intensive applications from MiBench and CHStone
  - Communication: CRC, Reed-Solomon decoder (RS)
  - Cryptography: MD5, AES, SHA
  - Scientific Computing: DFADD, Mersenne twister (MT)
  - Machine Learning: Digit recognition (DR)


## **Latency Reduction**



5ns target clock period is met for all designs


MAPS significantly reduces latency by enabling more aggressive chaining

# **Resource Usage Comparison**




# **Case Study for Digit Recognition (DR)**






0000000	
00 <b>111</b> 00	
0110110	
0 <b>11</b> 00 <b>1</b> 0	
0110110	
00 <b>111</b> 00	
0000000	





(b) Binary image

```
void count_set_bit
  (bit49 input, bit6 &ones)
{
  for (int i=0; i<49; i++)
    ones += input[i];
}</pre>
```



Target clock period = 5ns

#### **Baseline:**

7 levels of operations 2 cycles

#### **MAPS:**

3 levels of 6-LUTs

1 cycles

23% latency reduction for the entire DR app

#### **Conclusions**

- Cross-layer optimizations that integrate different steps of the FPGA flow can enable next leap in QoR improvement for HLS
- MAPS: a mapping-aware constrained scheduling algorithm
  - Elegantly integrate LUT mapping information into scheduling
  - Achieve latency-optimal schedule under SDC constraints
  - Significantly improve performance and reduce hardware resource

# **THANKS!**

**QUESTIONS?** 

# **Complexity of MAPS Algorithm**

- Each iteration will traverse each node and edge once
  - Complexity for a single iteration: O(IVI<sup>K</sup>+IEI)
- MAPS labeling converges within at most D\*IVI iterations
  - Each iteration will monotonically increase the L-value by at least 1
  - The upper bound of each L-value is D\*IVI, where D denotes the maximum delay for any edge; D is usually a small constant.
- Total complexity of MAPS Labeling is O(D\*IVI\*(IVIK+IEI)), which is polynomial when K and D are small constants

MAPS labeling guarantees to obtain a legal schedule with optimal L-value for each node in pseudo-polynomial time

## **Runtime Evaluation for MAPS**


# Synthesis time (seconds)

	Baseline	MAPS
PC	23.0	23.0
XORR	56.0	64.7
GFMUL	4.3	11.1
CLZ	24.0	29.7
CRC	3.9	11.8
MD5	15.6	28.8
AES	20.5	61.9
SHA	8.9	19.6
DFADD	9.3	11.1
MT	36.5	193.5
RS	23.0	24.6
DR	44.5	50.5


		Target Clock Period $= 5$ ns			
Design	Approach	CP(ns)	LAT	LUT	FF
XORR	baseline	2.88	1	133	17
	MAPS	2.28	0 (-100%)	120 (-10%)	0 (-100%)
GFMUL	baseline	2.93	2	50	27
	MAPS	1.68	0 (-100%)	43 (-14%)	0 (-100%)
CLZ	baseline	2.93	11	177	169
	MAPS	2.93	1 (-91%)	107 (-40%)	38 (-78%)
CRC	baseline	2.93	161	57	310
	MAPS	2.93	65 (-60%)	41 (-28%)	126 (-59%)
MD5	baseline MAPS	$4.39 \\ 4.24$	126 95 (-25%)	9175 8812 (-4%)	6747 8417 (+25%)
AES	baseline MAPS	$4.78 \\ 4.44$	197 133 (-32%)	4895 3989 (-19%)	5855 3540 (-40%)
SHA	baseline MAPS	$\frac{4.21}{3.87}$	561 421 (-25%)	2916 3032 (+4%)	3196 3263 (+2%)
DFADD	baseline	4.81	11	5950	2735
	MAPS	4.80	10 (-9%)	5528 (-7%)	2106 (-23%)
MT	baseline	3.96	146	3617	4630
	MAPS	4.03	130 (-11%)	3447 (-5%)	2295 (-50%)
RS	baseline MAPS	$4.23 \\ 4.30$	124370 79222 (-36%)	1710 1546 (-10%)	974 828 (-15%)
DR	baseline	3.70	520021	625	432
	MAPS	3.80	400021 (-23%)	630 (+1%)	427 (-1%)
AVERAGE			-29%	-9%	-25%

### **Kernel: Xor Reduction for Bit Vector**

Target clock period is **5ns**, each one-bit addition has **2ns** latency



## **Kernel Example: Galois Field Multiplication (GFMUL)**



**Original Schedule** 


4 cycles, 3 LUTs

**MAPS Schedule** 

1 cycle, 1 LUT


# **Separate Mapping and Scheduling**

How about performing mapping before scheduling?




# **Loop-Prioritized Mapping and Scheduling**

How about prioritizing mapping for loops




Mapping + Scheduling 3 cycles, 3 LUTs



Optimal schedule 2 cycles, 2 LUTs

# **Retiming Based Mapping and Scheduling**

Can we address the problem using retiming?



Mapping + Scheduling 2 cycles per iteration

Total Latency = 2\*N for N iterations

Mapping + Scheduling + Retiming Still 2 cycles per iteration

# **Word-Level Tracking**

Bit-Level Dependence Tracking

